# VINETIC®

Voice and Internet Enhanced Telephony Interface Circuit

VINETIC®-2CPE (PEB 3332), Version 2.1 VINETIC®-1CPE (PEB 3331), Version 2.1 SLIC-DC (PEB 4268), Version 1.2

Communications



#### Edition 2005-12-15

Published by Infineon Technologies AG, St.-Martin-Strasse 53, 81669 München, Germany © Infineon Technologies AG 2005. All Rights Reserved.

#### Attention please!

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

Revision History: 2005-12-15, Rev. 1.0 Previous Version: none			
Page	Subjects (major changes since last revision)		

VINETIC®-2CPE/-1CPE Preliminary Hardware Design Guide

#### **Trademarks**

ABM®, ACE®, AOP®, ARCOFI®, ASM®, ASP®, DigiTape®, DuSLIC®, EPIC®, ELIC®, FALC®, GEMINAX®, IDEC®, INCA®, IOM®, IPAT®-2, ISAC®, ITAC®, IWE®, IWORX®, MUSAC®, MuSLIC®, OCTAT®, OptiPort®, POTSWIRE®, QUAT®, QuadFALC®, SCOUT®, SICAT®, SICOFI®, SIDEC®, SLICOFI®, SMINT®, SOCRATES®, VINETIC®, 10BaseV®, 10BaseVX® are registered trademarks of Infineon Technologies AG. 10BaseS™, ConverGate™, EasyPort™, VDSLite™ are trademarks of Infineon Technologies AG. Microsoft® and Visio® are registered trademarks of Microsoft Corporation, Linux® of Linus Torvalds, and FrameMaker® of Adobe Systems Incorporated.



### **Table of Contents**

### **Table of Contents**

	Table of Contents	. 4
	List of Figures	. 6
	List of Tables	. 7
	Preface	. 8
1	General Design Overview	. 9
2	Design Guidelines for VINETIC®-2CPE/-1CPE	10
2.1	Interface Configurations	
2.1.1	Serial Micro Controller Interface Type: SCI + PCM	10
2.1.2	Parallel Interface Type: 8-bit INTEL Multiplexed Mode + PCM	11
2.1.3	Parallel Interface Type: 8-bit INTEL Demultiplexed Mode + PCM	
2.1.4	Parallel Interface Type: 8-bit MOTOROLA Mode + PCM	14
2.2	Additional Circuitry for the Chip Select Signal	16
2.3	RDYQ Signal	16
2.4	Reset	16
2.5	Clock Distribution	16
2.5.1	Application with Distributed Clocks (e.g. via PCM)	17
2.5.2	Local Clock Generation	17
2.6	PCM Interface	19
2.7	JTAG	20
2.8	GPIOs	20
2.9	Analog Interfaces	20
2.9.1	Signal Interfaces	21
2.9.2	Control Interfaces	21
3	Design Guidelines for SLICs	22
3.1	VINETIC®-SLIC Interface	
3.1.1	Signal Interfaces	
3.1.2	Influence of External Components	22
3.1.2.1	External Components between SLIC and VINETIC®	
3.1.2.2	C <sub>ITAC</sub>	
3.1.2.3	$C_{PRE}$	
3.1.2.4	$C_RFF$	
3.1.2.5	C <sub>DCLP</sub>	24
3.2	Tip-Ring Interface: C <sub>STAB</sub> , R <sub>STAB</sub> and R <sub>PROT</sub>	
3.2.1	C <sub>STAB</sub>	25
3.2.2	R <sub>STAB</sub>	25
3.2.3	R <sub>PROT</sub>	26
3.2.4	Capacitors for Enhanced EMC Requirements C <sub>EMC</sub>	26
3.3	Additional Protection Devices at the Line	26
3.4	Foreign Voltage Measurement (GR-909)	26
4	Power Supply and Grounding	28
4.1	General Overview of Power and Ground Planes	28
4.1.1	Analog Power Plane	28
4.1.2	Digital Power Plane	29
4.1.3	Signal Ground Plane	29
4.1.4	Chassis Ground Plane	30
4.1.5	Avoiding Loop Antenna Effect	30



CONFIDENTIAL	Table of Contents
4.2 VINETICA Supply	20


Appendix	47
3	
General Points	
Summary and Checklist Layout	45
Placement, Layer Stack up, and the Routing Rules	45
Layout Guidelines	45
SLIC Section	44
VINETIC® Section	44
·	
-	
· ·	
AC/DC Loop Signals	
Analog Signals	
Digital/Analog IO Signals and SLIC Control	40
Analog Interfaces	40
RDYQ Signal	
· ·	
·	
·	
·	
Host Interface	
Power Supply	39
Packages	39
•	
·	
· · · · · · · · · · · · · · · · · · ·	
·	
·	
Layer Stack	
Layout Guide	32
, , , , , , , , , , , , , , , , , , , ,	
• • • • • • • • • • • • • • • • • • • •	
, , ,	
VINETIC® Supply	30
	Layout Recommendations Placement Routing Layout Hints for the SLIC-DC Dual Layout with PEF 3322HL Version 1.4 and PEB 3332HT Version 2.1  Transition Guide VINETIC®-2CPE Version 1.4 to Version 2.1  Packages Power Supply Host Interface Host Interface Host Interface Selection Address Lines of the Host Interface SPI Mode Intel Demultiplexed Mode Intel Demultiplexed Mode Intel Multiplexed Mode Additional Differences in all Host Interface Modes Interrupt Line GPIO Signals RDYQ Signal Analog Interfaces Digital/Analog IO Signals and SLIC Control Analog Signals AC/DC Loop Signals Network between VINETIC®-2CPE and SLIC-DC Line Testing Resistors  Summary and Design Checklist Schematic Guidelines Power Supply VINETIC® Section SLIC Section Layout Guidelines Placement, Layer Stack up, and the Routing Rules Summary and Checklist Layout



**List of Figures** 

# **List of Figures**

Figure 1	Interface Topology of a CPE with VINETIC®-2CPE/-1CPE	. 9
Figure 2	VINETIC®-2CPE/-1CPE in SCI/SPI Mode	10
Figure 3	Parallel Interface Type: 8-bit INTEL Multiplexed Mode + PCM	11
Figure 4	Parallel Interface Type: 8-bit INTEL Demultiplexed Mode + PCM	
Figure 5	VINETIC®-2CPE/-1CPE connected to ADM5120	13
Figure 6	Parallel Interface Type: 8-bit MOTOROLA Mode + PCM	14
Figure 7	VINETIC®-2CPE/-1CPE Connected to MPC860	15
Figure 8	Additional Chip Select Logic for some Host Controllers	16
Figure 9	PLL to Generate PCM Clocks from one of both Reference Clocks	17
Figure 10	Clock Distribution by Crystal Oscillator and Synchronous Divider	18
Figure 11	Clock Distribution by Crystal and Ripple Counter	18
Figure 12	PCM Highway and no Driver at +3.3 V PCM Highway	19
Figure 13	PCM Interface with Driver at +5 V PCM Highway	20
Figure 14	Interface between SLIC and VINETIC®	22
Figure 15	Transversal Currents	23
Figure 16	Tip-Ring Interface	25
Figure 17	Line Testing Resistors at RING/TIP	27
Figure 18	Analog Power Plane	29
Figure 19	Layer Stack Setup	
Figure 20	Connections between the VINETIC®-2CPE/-1CPE and the SLIC-DC with External Components	34
Figure 21	VINETIC®-1CPE Version 2.1 for one Channel	
Figure 22	Placement of VINETIC®-2VIP, VINETIC®-2CPE and SLIC-DC with External Components	
Figure 23	Layout Proposal of VINETIC®-2VIP, VINETIC®-2CPE and SLIC-DC with External Components	
Figure 24	Differences in the DC Low Pass Filter	
Figure 25	Differences in the Network between VINETIC®-2CPE Version 2.1 and Version Version 1.4	
Figure 26	Different Line Testing Resistor Values	
Figure 27	VINETIC®-2CPE Version 2.1, SLIC-DC Version 2.1 (Top Sheet)	47
Figure 28	VINETIC®-2CPE Version 2.1 in 8 Bit Intel Demultiplexed Mode	
Figure 29	SLIC-DC Version 1.2 for 3 REN and +12 V Power Supply (Low Cost)	
Figure 30	SLIC-DC Version 1.2 for 3 REN and +12 V Power Supply (Standard EU Market)	
Figure 31	SLIC-DC Version 1.2 for 5 REN and +12 V Power Supply	
Figure 32	SLIC-DC for 5 REN and +9 Vmin Power Supply	
Figure 33	Dual Layout with PEF 3322HL Version 1.4, PEB 3332HT Version 2.1 & PEF 4268T (Top Sheet)	
Figure 34	Dual Layout: Part PEF 3322HL Version 1.4 8 Bit Intel Demultiplexed Mode	
Figure 35	Dual Layout: Part PEB 3332HT Version 2.1 8 Bit Intel Demultiplexed Mode	
Figure 36	Dual Layout: SLIC-DC (PEF 4268T) Version 1.2 Channel A (for 3REN ringing load)	
Figure 37	Dual Layout: SLIC-DC (PEF 4268T) Version 1.2 Channel B (for 3REN ringing load)	57





**List of Tables** 

### **List of Tables**

Table 1	Data Bus Connection in 8-bit MOTOROLA Mode	15
Table 2	Mounting Option for an unused Channel	34
Table 3	Interface Selection Signals IFSEL	39
Table 4	Different Component Values in the DC Low Pass Filter	41
Table 5	Different Component Values in the Analog Network	42
Table 6	Different Line Testing Resistors	43



CONFIDENTIAL Preface

### **Preface**

The VINETIC®-2CPE/-1CPE Hardware Design Guide serves as a reference document for the design of applications using the VINETIC®-2CPE Version 2.1 or VINETIC®-1CPE Version 2.1 together with the SLIC-DC Version 2.1. The VINETIC® Chip Set Family allows easy integration of analog line POTS (Plain Old Telephony System) functions with additional enhanced DSP features.

This document is intended to help the reader become familiar with the VINETIC®-2CPE/-1CPE Version 2.1 devices and to accelerate the development process. This VINETIC®-2CPE/-1CPE Hardware Design Guide provides design and layout guidelines for achieving optimum performance for a POTS application. Following these guidelines helps to ensure a reliable design.

To simplify matters, the following synonyms are used:

VINETIC®:

Synonym used for the CODEC versions VINETIC®-2CPE/-1CPE Version 2.1.

SLIC:

Synonym used for the SLIC-DC Version 1.2.

In order to simplify the usage of channel specific pin names within this document, in many cases only the short form for the pin names is used without endings indicating the specific channel A or B (\_A, \_B).

#### **Organization of this Document**

#### **Chapter 1: General Design Overview**

General overview for system design with the VINETIC® Chip Set.

#### Chapter 2: Design Guidelines for VINETIC®-2CPE/-1CPE

Schematic design practices are identified to prevent most common signal and noise issues. This includes signal termination, analog circuitry, and pull-up /-down resistors.

#### **Chapter 3: Design Guidelines for SLICs**

Schematic design practices are identified to prevent most common signal and noise issues. This includes analog circuitry, packages and component values.

### **Chapter 4: Power Supply and Grounding**

This chapter deals with the concept of power and ground planes. It provides hints for decoupling and filtering. Information about power-on sequencing and avoiding unwanted loop antenna effects when using a chassis ground plane is also included.

#### **Chapter 5: Layout Guide**

Some points of placement and routing rules as well as rules for power and ground planes are given. The instructions of this document should be carried out to ensure a proper design with good performance.

#### Chapter 6: Transition Guide VINETIC®-2CPE Version 1.4 to Version 2.1

Hardware and layout related points are given in short checklist form.

#### **Chapter 7: Summary and Design Checklist**

Hardware and layout related points as a short checklist are given here.



**General Design Overview** 

### 1 General Design Overview

Designing a POTS interface either on a Customer Premises Equipment (CPE) or for other voice communication systems, the Infineon chip set utilizes a single or dual-channel codec/DSP circuit (VINETIC®-2CPE/-1CPE) together with a high-voltage line interface circuit (SLIC-DC).

The VINETIC®-2CPE includes 2 analog line channels which connect to the SLICs, one PCM interface and the Parallel/Serial Control Host Interface to connect to the host controller.

**Figure 1** is a simplified block diagram showing the interface topology of a typical POTS CPE application using Infineons VINETIC®-CPE devices. The VINETIC®-1CPE includes only one analog line channel connected to the SLIC.




Figure 1 Interface Topology of a CPE with VINETIC®-2CPE/-1CPE

One or two analog channel groups can be supported via the Parallel/Serial Control Host Interface to provide packetized voice data (RTP and AAL format). This allows easy support of packetized voice applications like VoIP.

The interface between the VINETIC®-2CPE/-1CPE and the SLIC is an interface with separate receive and transmit links (AC/DC) for each channel. Additional lines of the interface control the line status, for example ringing

# 2 Design Guidelines for VINETIC®-2CPE/-1CPE

This chapter describes the design guidelines for the VINETIC®-2CPE/-1CPE. The design guidelines for the SLIC are described in **Chapter 3**. The VINETIC®-2CPE/-1CPE offers the selection of different host interfaces, one PCM, up to two analog interfaces, one JTAG interface and eight GPIOs (only in the PG-TQFP-100-3/-18 package). These interfaces are described in detail in the following chapters.

The parallel/serial host interface is only +3.3 V tolerant. When a controller delivers +5.0 V signals level shifter must be placed in between both devices.

### 2.1 Interface Configurations

Two different packages are available for the VINETIC®-2CPE/-1CPE devices, the PG-TQFP-64-5/-8 and the PG-TQFP-100-3/-18 package. The smaller package PG-TQFP-64-5/-8 only supports the serial host interface (SPI-interface). All other host interface modes are only possible with the PG-TQFP-100-3/-18 package.

### 2.1.1 Serial Micro Controller Interface Type: SCI + PCM




Figure 2 VINETIC®-2CPE/-1CPE in SCI/SPI Mode

The serial synchronous interface SCI/SPI is selected by connecting the IFSEL pins (IFSEL[1:0]) to the following logic levels:

IFSEL11) = 1

IFSEL0 = 1

It is required that each VINETIC®-2CPE/-1CPE in the PG-TQFP-64-5/-8 needs a dedicated CSQ line, as the internal address line is 1F<sub>H</sub> due to internal pull-ups. The address must be transfered in every command. The internal pull-ups are only active in the PG-TQFP-64-5/-8 package. Address selection in the PG-TQFP-100-3/-18 package is accessable. In the PG-TQFP-100-3/-18 package these pull ups are disabled!

<sup>1)</sup>IFSEL[1:0] is not supported with the package PG-TQFP-64-5/-8 of the VINETIC®-2CPE/-1CPE.



For example when the address 05H should be selected, the address selection is set via

AD7/SA4 = 0

AD6/SA3 = 0

AD5/SA2 = 1

AD4/SA1 = 0

AD3/SA0 = 1

The signals can be directly connected to +3.3 V or GND.

The CSQ, DCLK, DIN, and DOUT of several VINETIC®-2CPE/-1CPE devices can be mutually connected to share the same serial host interface when the device is used with the PG-TQFP-100-3/-18 package. When the device in the PG-TQFP-64-5/-8 package is used, then only DCLK, DIN and DOUT can be connected.

The interrupt line (INTQ) is active low and is an open drain output. Several VINETIC<sup>®</sup>-2CPE/-1CPE devices can be connected using a pull-up resistor of for example 2.2 k $\Omega$ .

**Figure 2** shows pull-up resistors for DIN, DOUT, INTQ and RDYQ. The DIN and DOUT lines are only driven (high or low) by the VINETIC®-2CPE/-1CPE or the host controller during data transmission. Hence pull-ups prevent floating lines at pins DOUT, DIN, INTQ and RDYQ. The frequency for A4/DCLK can be within a range of 0 kHz and 8.192 MHz.

It must be ensured that the chip select line has high level after reset. If the chip select line can be floating (GPIO of the host controller is input after reset) a pull-up resistor of 2.2 k $\Omega$  must be provided.

Unused data, address and control lines must be connected to GND (see Table 10 Host Interface pins in [1]).

### 2.1.2 Parallel Interface Type: 8-bit INTEL Multiplexed Mode + PCM

The block diagram in **Figure 3** shows how to connect an Intel micro controller interface to the VINETIC<sup>®</sup>-2CPE/-1CPE. To fulfill the timing of the chip select signal an additional circuitry, as described in **Chapter 2.2**, may be necessary.




Figure 3 Parallel Interface Type: 8-bit INTEL Multiplexed Mode + PCM



The 8-bit INTEL multiplexed mode is selected by connecting the IFSEL pins (IFSEL[1:0]) to the following logic levels:

 $IFSEL1^{1)} = 0$ 

IFSEL0 = 0

The interrupt and ready outputs are open-drain. Several VINETIC<sup>®</sup>-2CPE/-1CPE devices can be connected with each other using pull-ups of 1.2 k $\Omega$ .

It must be ensured that the chip select line has high level after reset. If the chip select line can be floating (GPIO of the host controller is input after reset) a pull-up resistor of 1.2 k $\Omega$  must be provided.

Unused data, address and control lines must be connected to GND (see Table 10 Host Interface Pins in [1]).

The default byte ordering in the Intel mode at the data bus is low byte before high byte (little endian).

### 2.1.3 Parallel Interface Type: 8-bit INTEL Demultiplexed Mode + PCM

The block diagram in **Figure 4** shows how to connect an Intel micro controller interface to the VINETIC®-2CPE/-1CPE. To fulfill the timing of the chip select signal an additional circuitry, as described in **Chapter 2.2**, may be necessary.




Figure 4 Parallel Interface Type: 8-bit INTEL Demultiplexed Mode + PCM

The 8-bit INTEL demultiplexed mode is selected by connecting the IFSEL pins (IFSEL[3:0]) to the following logic levels:

 $IFSEL1^{1} = 0$ 

IFSEL0 = 1

The interrupt and ready outputs are open-drain. Several VINETIC<sup>®</sup>-2CPE/-1CPE devices can be connected using pull-ups of 1.2 k $\Omega$ .

In Intel demultiplexed mode, the VINETIC®-2CPE/-1CPE has five address lines. They may be connected to the addresses A[4:0].

<sup>1)</sup>IFSEL[1:0] is not supported by the package PG-TQFP-64-5/-8 of the VINETIC®-2CPE/-1CPE.



It must be ensured that the chip select line has high level after reset. If the chip select line can be floating (GPIO of the host controller is input after reset) a pull-up resistor of 1.2 k $\Omega$  must be provided.

The default byte ordering in the Intel mode at the data bus is low byte before high byte (little endian).




Figure 5 VINETIC®-2CPE/-1CPE connected to ADM5120

### 2.1.4 Parallel Interface Type: 8-bit MOTOROLA Mode + PCM




Figure 6 Parallel Interface Type: 8-bit MOTOROLA Mode + PCM

The 8-bit MOTOROLA mode is selected by connecting the IFSEL pins (IFSEL[3:0]) to the following logic levels:

IFSEL11) = 1

IFSEL0 = 0

The interrupt and ready outputs are open-drain. Several VINETIC<sup>®</sup>-2CPE/-1CPE devices can be connected using pull-ups of 1.2 k $\Omega$ .

It must be ensured that the chip select line has high level after reset. If the chip select line can be floating (GPIO of the host controller is input after reset) a pull-up resistor of 1.2 k $\Omega$  must be provided.

#### **Data Bus Interface**

The Motorola processors have a different mode from the Intel processors. When a Motorola processor is connected the data lines must be swapped according to **Table 1**. Little endian and big endian are different modes with respect to the sequence of the data bytes.

Little-endian: Low-order byte is stored at the lower address and high-order byte is stored at the higher address.

Big-endian: High-order byte is stored at the lower address and the low-order byte at the higher address.

The VINETIC®-2CPE/-1CPE has an 8-bit interface, although the internal architecture is 16-bit.

The reset behavior for the Motorola Interface is big-endian mode, therefore in the Motorola interface mode the low byte must be transfered before the high byte. The reset behavior for all other interfaces is little-endian.

The default byte ordering in the Motorola mode at the data bus is high byte before low byte (big endian).

<sup>1)</sup> IFSEL[1:0] is not supported by the package PG-TQFP-64-5/-8 of the VINETIC®-2CPE/-1CPE.

Table 1 Data Bus Connection in 8-bit MOTOROLA Mode

Motorola Data Pin	VINETIC® Data Pin
D0 (MSB)	AD7 (MSB)
D1	AD6
D2	AD5
D3	AD4
D4	AD3
D5	AD2
D6	AD1
D7 (LSB)	AD0 (LSB)

#### **Address Interface**

The address lines must be swapped in the Motorola mode as well. For example, when the host controller has the address lines ADDR[20:0] then A[0] of VINETIC®-2CPE/-1CPE must be connected to ADDR[20], A[1] is connected to ADDR[19] and accordingly for the remaining address pins.




Figure 7 VINETIC®-2CPE/-1CPE Connected to MPC860

### 2.2 Additional Circuitry for the Chip Select Signal

When the address setup time can not be fulfilled in the INTEL modes by the host controller a circuitry shown in **Figure 8** is recommended to be inserted between the host controller and the VINETIC®-2CPE/-1CPE. The timing is described in figures 14..19 in [1].




Figure 8 Additional Chip Select Logic for some Host Controllers

### 2.3 RDYQ Signal

The VINETIC®-2CPE/-1CPE Version 2.1 RDYQ open-drain output signal, with an external pull-up 1.2...3.3 k $\Omega$  resistor, is recommended to be connected to the Motorola PowerQUICC Family External Bus Interface, Transfer Cycle Termination, Transfer Acknowledge (\*TA) input pin. When the signal is not used, the software must ensure that the access time is always long enough. The VINETIC®-2CPE/-1CPE pulls the signal low after it is finished reading or writing the data. The host controller can then finish the access and disable the chip select signal. This is the indication for the VINETIC®-2CPE/-1CPE to disable the RDYQ signal (high level).

#### 2.4 Reset

The VINETIC®-2CPE/-1CPE has no internal power-on reset function. It has one active low reset input pin called RESETQ. After power-on of the system the RESETQ has to be pulled low for at least 20  $\mu$ s. RESETQ has a spike rejection that will safely suppress spikes with a duration of 2  $\mu$ s.

Before deactivation of the RESETQ signal all power supplies (+1.5 V and +3.3 V) for the VINETIC<sup>®</sup>-2CPE/-1CPE and the clocks (FSC, PCLK and MCLK) have to be stable (see **Chapter 2.5**). No power-on sequence must be performed for the VDD15<sup>1)</sup> and VDD33<sup>2)</sup> supply voltages. It is mandatory to apply the signal voltages after the VDD15 and VDD33 voltages are supplied and stable.

After deactivation of the RESETQ signal (rising edge) the VINETIC® internal PLL starts off synchronization and after the PLL is locked the internal reset routine starts. After completion of the reset routine the host controller access to the VINETIC®-2CPE/-1CPE is possible. The internal reset routine will take approx. 2 ms.

#### 2.5 Clock Distribution

For the VINETIC®-2CPE/-1CPE Version 2.1 or newer the following three clocks must always be provided, regardless of the PCM interface being used or not:

- PCL
- FSC (8 kHz)
- MCLK

The FSC, PCL and MCLK must always be provided, even when the PCM interface is not used. All three clocks have to be synchronous, stable and phase locked (see chapter 4.3.2. in [1]). An internal PLL generates all internal clocks from the MCLK and FSC.

<sup>1)</sup> VDD15, VDD15\_A, VDD15\_B, VDD15\_AB

<sup>2)</sup> VDD33, VDD33\_A, VDD33\_B

The PCL and MCLK can be used from 512 kHz up to 8.192 MHz in steps of 512 kHz. The data rate of the PCM interface is identical to PCL if used in single clocking mode, or half the PCL frequency if used in double clocking mode.

There are two main applications with different ways to generate the clocks for the VINETIC®-2CPE/-1CPE:

- · Application with a central distributed clock, for example an application with PCM interface.
- Local clock generation for the VINETIC<sup>®</sup>-2CPE/-1CPE in CPE designs with POTS functions, for example.

### 2.5.1 Application with Distributed Clocks (e.g. via PCM)

In systems like CPE applications with PCM interface there is a central clock distribution unit. The clock distribution can either be done inside a connected device within the application or an external PLL is used to synchronize to a reference clock, for example a modem with ISDN interface. If the reference clock distribution fails or is unstable the clock must be switched to a free running stable clock. This is done in front of the external PLL. The PLL has to generate the stable clock in a way that the PLL unit does not generate a glitch. Such a glitch would increase the jitter (or even lock-out the PLL). The PLL generates all clocks for the VINETIC®-2CPE/-1CPE, that means the FSC, PCL and the MCLK. Sometimes the external PLL has an output to show the status of the PLL. The resynchronization of the external PLL must be done very smoothly to generate synchronization of the VINETIC®. It must be ensured that the PCL and MCLK clocks always have the correct number of clock periods in a FSC frame.

The PCM interface clock PCL must be directly connected to the master clock MCLK.




Figure 9 PLL to Generate PCM Clocks from one of both Reference Clocks

In **Figure 9** for example the external PLL from Cypress (ordering number CY26049-36) is shown. The reference input frequency of the PLL is 8 kHz and it delivers 8 kHz, 2.048 MHz and 4.096 MHz. It has a status output called SAFE. When the PLL is locked the SAFE output is high. The block switch has three functions: it checks both reference clocks, switches to one of them and divides the clocks to 8 kHz, which is the reference signal for the PLL. When the SAFE output of the PLL detects an unsynchronous clock signal the VINETIC®-2CPE/-1CPE must be

When the SAFE output of the PLL detects an unsynchronous clock signal the VINETIC®-2CPE/-1CPE must be reset so that the clocks become stable again.

#### 2.5.2 Local Clock Generation

In systems where no reference clock is available (for example a crystal oscillator with a synchronous divider or a crystal with a ripple counter are used), the PCL and the frame signal FSC must be locally generated. Figure 10 shows a clock distribution with a crystal oscillator and a synchronous divider. The maximum frequency of this

generator is 8.192 MHz and the minimum frequency is 2.048 MHz and depends on the circuit used. With ripple counter other frequencies can be realized (see **Figure 11**).

Figure 10 and Figure 11 show only two examples of how to set up a clock distribution block for the VINETIC®-2CPE/-1CPE.




Figure 10 Clock Distribution by Crystal Oscillator and Synchronous Divider




Figure 11 Clock Distribution by Crystal and Ripple Counter

#### 2.6 PCM Interface

One external PCM highway is available on the VINETIC®-2CPE/-1CPE. A second highway is internal available and cross connected to the external PCM interface (external DX = internal DX1 and it is connected to internal DR2; external DR = internal DR1 and it is connected to internal DX2).

The highway is clocked by PCL<sup>1)</sup> (only multiples of 512 kHz are allowed) and FSC (8 kHz) inputs.

The FSC and PCL signals must always be synchronous and in phase. The rising edges of the FSC and the PCL must be aligned, too.

For the timing characteristics of the PCM Interface clocks, about possible PCM data clocks (PCL) and the maximum possible number of time slots that can be assigned to one PCM highway, please refer to the PCM Interface" chapter of [2].

The PCM highway offers a time slot control pin (TC1Q). This pin is intended to control an external buffer device when a PCM highway needs to be multiplexed. The TC1Q pin is open drain. When the pin is used to control external buffer devices, a pull-up resistor needs to be used (e.g. of  $2.2 \text{ k}\Omega$ ).




Figure 12 PCM Highway and no Driver at +3.3 V PCM Highway

The PCM highway output DX1 should also be tied high to +3.3 V using a 2.2 k $\Omega$  pull-up resistor. The PCM highway input DR1 should also be tied high to +3.3 V using 2.2 k $\Omega$  pull-up resistors.

Since the DR1 and DX1 are I/O pins to enable the cross-connection of the 2 internal PCM highways the DR1 and DX1 pins, if not used, should be connected via a pull-down-resistor (for example 1 k $\Omega$ ) to GND to make sure that nothing is floating. When a transmit timeslot of the PCM highway B (DX2) is enabled, the data is output on the input pin DR1. In this case the system must be set this timeslot to tristate on the external PCM highway.

Note: Do not leave these pins floating.

The VINETIC®-2CPE/-1CPE has +3.3 V tolerant IOs only. As many PCM highways are +5 V systems in such a case a driver has to be placed as a level shifter between both "worlds". The driver in the receive direction is of a different type than in transmit direction, due to the needed power supplies. In the direction from VINETIC®-2CPE/-1CPE to the PCM highway a SN74LS125 with +5 V power supply and in the direction from PCM highway to VINETIC®-2CPE/-1CPE a SN74LVT125 with +3.3 V power supply can be used.

<sup>1)</sup> Valid PCL clock rates are  $f = n \times 512 \text{ kHz}$  ( $1 \le n \le 16$ ).




Figure 13 PCM Interface with Driver at +5 V PCM Highway

#### 2.7 JTAG

The VINETIC®-2CPE/-1CPE offers a JTAG Interface for Boundary Scan support.

The JTAG Interface comprises the pins TRSTQ, TDI, TDO, TMS, and TCK. These pins must be connected to a defined potential via 10 k $\Omega$  resistor (pull-up/pull-down) when the JTAG Interface is used.

The TRSTQ needs a reset signal (active low) before the JTAG interface can be used. The boundary scan test equipment must support the JTAG reset signal.

When the JTAG Interface is not used, all JTAG related input pins must be tied to GND (TMS, TCK, TDI and TRSTQ). The JTAG output TDO must be left open when JTAG is not used.

#### 2.8 GPIOs

The VINETIC<sup>®</sup>-2CPE/-1CPE in the PG-TQFP-100-3/-18 package offers digital general purpose GPIO pins. If a GPIO pin is not used, it should be connected to ground via a 10 k $\Omega$  resistor. In order to ensure that it is never configured as an output, this pin can directly be connected to ground.

### 2.9 Analog Interfaces

The VINETIC®-2CPE/-1CPE has up to 2 analog interfaces, each one including an AC loop, a DC loop and a control interface. The AC path is used for the typical Codec functionalities: voice AD and DA conversion, impedance matching, gain adjustement, hybrid and ringing.

The DC loop provides the DC Feeding (48V open loop voltage).

The analog interface has two channel specific input pins for line testing and two control lines with ternary logic to set the mode of the SLIC.



### 2.9.1 Signal Interfaces

The AC and DC paths include all types of signals like voice, ringing and feeding, and also the howler tone. In receive direction, the voltage information is transferred via the differential interface DCP/DCN and ACP/ACN, whereas in transmit direction the transversal current IT carries the line current information. An RC network serves for current/voltage conversion and AC/DC separation.

#### 2.9.2 Control Interfaces

The various SLIC operating modes are controlled by the ternary interfaces C1 and C2.

## 3 Design Guidelines for SLICs

This chapter describes the SLIC-DC and the external components on the interface between VINETIC®-2CPE and SLIC-DC on the SLIC line interface.

Attention: Reference is [7] for the circuitry of the DC/DC converter

### 3.1 VINETIC®-SLIC Interface

### 3.1.1 Signal Interfaces

AC and DC paths are formed by feeding voltages to the line and measuring line currents. In receive direction, the voltage information is transferred via the differential interface pins DCP/DCN and ACP/ACN, whereas in transmit direction pin IT contains the line current information. An RC network serves for current/voltage conversion and AC/DC separation.

### 3.1.2 Influence of External Components

Figure 14 shows the 6 external components of the VINETIC®-SLIC interface.

There are 6 external components between VINETIC® and SLIC. They have an influence on the CRAM coefficients calculated by the coefficient calculation program VINETICOS. The SLIC scales down the transversal line current by a factor of 50 wheres the resistor at the pin IT transforms it into a voltage. The SLIC pin IT carries the scaled current reflected by the SLIC. The VINETIC® measures the voltage at the input pin IT, and the feedback voltage is transferred back to the SLIC through the DCP-DCN pins. A filter capacitor is designed differentially between DCP and DCN for optimizing the noise performance.

### 3.1.2.1 External Components between SLIC and VINETIC®




Figure 14 Interface between SLIC and VINETIC®

CONFIDENTIAL

**Design Guidelines for SLICs** 

The recommended values of these components are:

 $C_{\text{DCLP}}$  = 100 nF, 6.3 V, 10%

 $C_{\text{ITAC}}$  = 1  $\mu$ F, 10 V, 10 %

 $C_{\mathsf{REF}}$  = 68 nF, 10 V, 20 %

 $C_{\mathsf{PRE}}$  = 4.7 nF,10 V, 5 %

 $R_{\rm IT1}$  = 499  $\Omega$ , 1 %

 $R_{\rm IT2}$  = 499  $\Omega$ , 1 %

The SLIC senses the transversal line current, scales it down and outputs it at pin IT.

The relationship between the scaled current  $I_{\rm IT}$  and the actual line currents in Tip ( $I_{\rm T}$ ) and Ring ( $I_{\rm R}$ ) line is given by:

$$I_{\rm IT} = (I_{\rm T} + I_{\rm R})/100 = I_{\rm TRANS} / 50$$
 (1)

$$I_{\mathsf{TRANS}} = (I_{\mathsf{T}} + I_{\mathsf{R}})/2 \tag{2}$$




Figure 15 Transversal Currents

 $I_{\rm IT}$  represents the transversal line current.

The pin IT of SLIC-DC is a current output. The resistors  $R_{\rm IT1}$  and  $R_{\rm IT2}$  are used to convert this current into a voltage. The potential  $V_{\rm IT}$  at the IT pin of the VINETIC® is described as:

$$V_{\rm IT} = VCMITx - I_{\rm IT} * R_{\rm IT2} = VCMITx - (I_{\rm T} + I_{\rm R})/100 * R_{\rm IT2}$$
 (3)

VCMITx stands for VCMITA or VCMITB and is a virtual ground supplied by the VINETIC® (typically 0.75 V).

The voltage at  $V_{\rm IT}$  input of the VINETIC<sup>®</sup> represents the transversal current on the line. This value is used to control the DC feeding loop.

The capacitor in front of the ITAC input separates the AC from the DC component. The voltage at ITAC goes into the AC control loop.

$$V_{\rm ITAC} = I_{\rm IT} * (R_{\rm IT1} + R_{\rm IT2}) = (I_{\rm T} + I_{\rm R})/100 * (R_{\rm IT1} + R_{\rm IT2})$$
(4)

If  $R_{\rm IT1}$  and  $R_{\rm IT2}$  deviate from the default values ( $R_{\rm IT1}$  = 499  $\Omega$ ,  $R_{\rm IT2}$  = 499  $\Omega$ ), all programmed voice levels in transmit direction would deviate from the calculated ones. Return loss and transhybrid loss will also be influenced if  $R_{\rm IT1}$  and  $R_{\rm IT2}$  deviate from the default values.

As VINETICOS calculates with  $R_{\rm IT1}$  = 499  $\Omega$  and  $R_{\rm IT2}$  = 499  $\Omega$ , it is definitely required to use the recommended values and **not to change** these values. Recommend tolerance for  $R_{\rm IT1}$  and  $R_{\rm IT2}$  is 1%.



**CONFIDENTIAL** 

**Design Guidelines for SLICs** 

### 3.1.2.2 C<sub>ITAC</sub>

Recommended value:  $1 \mu F$ 

This capacitor is in series to the ITAC input pin of the VINETIC<sup>®</sup>. It separates the AC from the DC component of transversal current  $I_{\text{TRANS}}$ .  $C_{\text{ITAC}}$  and the input impedance of the AC input filter build a highpass filter with a cut-off frequency of roughly 10 Hz.

As VINETICOS calculates the AC coefficients based on a value of 1  $\mu$ F, it is recommended not to change this value.

### 3.1.2.3 C<sub>PRE</sub>

Recommended Value: 4.7 nF

This capacitor is in parallel to the resistors  $R_{\rm IT1}$  and  $R_{\rm IT2}$  and builds a lowpass filter with a cut-off frequency of 33.8 kHz. The lowpass reduces the out of band noise from the SLIC and ensures stability to the impedance loops.

### 3.1.2.4 C<sub>REF</sub>

Recommended value: 68 nF

This capacitor is used for filtering the internal bandgap reference voltage.

The minimum value used should be 68 nF.

### 3.1.2.5 C<sub>DCLP</sub>

Recommended value: 100 nF

This external noise filter capacitor is placed in the DCP/DCN lines. It must be placed with very short traces to the SLIC.

### 3.2 Tip-Ring Interface: $C_{STAB}$ , $R_{STAB}$ and $R_{PROT}$

Optional - recommended values in noisy environment:

 $C_{\rm EMC}$ : 100 pF  $C_{\rm STAB}$ : 15 nF  $R_{\rm STAB}$ : 20  $\Omega$   $R_{\rm PROT}$ : 20  $\Omega$ 




Figure 16 Tip-Ring Interface

### 3.2.1 C<sub>STAB</sub>

The proposed capacitors help to ensure stability for all line conditions and also contribute to EMC immunity. 15 nF/100 V caps are recommended. Increasing the value up to 25 nF should be uncritical. VINETICOS also calculates and plots the input impedance up to 1 MHz. There will be an error message, if the real part of the input impedance is negative. This is a criterion for the stability of the system. For negative values the stability cannot be guaranteed for all line conditions (for example a short cut). This error message must not be ignored.

Increasing  $C_{\mathsf{STAB}}$  results in better out of band noise performance and higher stability margin for complex AC impedances (for example impedance for Germany). It also causes worse stability for pure resistive AC impedances.

A changed value for  $C_{\rm STAB}$  has to be taken into account when calculating coefficients with VINETICOS. The SLIC circuitry definition of VINETICOS allows changing of  $C_{\rm STAB}$  value.

The maximum stress for the capacitor occurs when the over-voltage protector (thyristor) fires. Because the capacitor in the stability network is connected to GND by the very low impedance track over the thyristor, the capacitor will discharge to GND.

### 3.2.2 R<sub>STAB</sub>

Recommended value: 20  $\Omega$ 

The value for  $R_{\rm STAB}$  can be increased up to 40  $\Omega$ . A minimum value of 20  $\Omega$  is required to guarantee system stability. The actual value for  $R_{\rm STAB}$  has to be taken into account when calculating coefficients with VINETICOS. The SLIC circuitry definition of VINETICOS allows changing of  $R_{\rm STAB}$  value.

Changing  $R_{\text{STAB}}$  also influences the pole frequency of the RC filter ( $R_{\text{STAB}}$ ,  $C_{\text{STAB}}$ ).

If  $R_{\rm STAB}$  is increased, the out of band noise performance and the stability for pure resistive AC impedances will be improved. Increasing  $R_{\rm STAB}$  also means to increase the voltage drop caused by line feeding. This might be an issue in power critical applications.

The tolerance matching of the two  $R_{\rm STAB}$  resistors in Tip and Ring line also influences the longitudinal balance performance.



### $R_{PROT}$

Recommended value: 20  $\Omega$ 

The value for  $R_{\text{PROT}}$  can be changed up to 50  $\Omega$ . This value has to be taken into account when calculating coefficients with VINETICOS. The SLIC circuitry definition of VINETICOS allows changing of  $R_{\text{PROT}}$  value.

The function of  $R_{\mathsf{PROT}}$  is to limit the current into the protection device in case of a foreign voltage contact (lightning, power contact).  $R_{\mathsf{PROT}}$  and  $C_{\mathsf{STAB}}$  also form a lowpass filter which helps to improve EMC behavior. By changing  $R_{\mathsf{PROT}}$  the characteristic of this filter is changed, too.

 $R_{\mathsf{PROT}}$  also influences the stability of the impedance matching loop but this can be compensated by changing  $R_{\mathsf{STAB}}$ .

The pins TIP and RING at the SLIC-DC has internal 10  $\Omega$ . This value has to be taken into account when calulating the value of R<sub>PROT</sub>. VINETICOS calculates with these internal resistors.

To increase  $R_{\mathsf{PROT}}$  means to decrease the current in case of a foreign voltage contact and to increase the voltage drop caused by the line feeding (might be an issue in power critical applications).  $R_{\mathsf{PROT}}$  should be rated for lightning surge currents and also should act as a fuseable resistor in order to open the line in case of a power contact.

The tolerance matching of the two  $R_{PROT}$  resistors in Tip and Ring line also influences the longitudinal balance performance.

Note: In order to be able and flexible to meet worldwide AC impedance requirements it is recommended to have  $R_{STAB} + R_{PROT} > 50 \ \Omega$ .

### 3.2.4 Capacitors for Enhanced EMC Requirements C<sub>EMC</sub>

To fulfill the EMC requirements in noisy environments, two additional 100 pF/100 V capacitors at TIP/RING are recommended at the TIP and RING pins at the SLIC-DC. These capacitors must be placed directly at the pins to GND. The traces from the pins to the capacitors have to be as short as possible.

#### 3.3 Additional Protection Devices at the Line

In general, gate-triggered devices are recommended for overvoltage protection of the SLIC. These gate-triggered thyristors are "programmable". Gate programmable devices track the substrate voltage of the SLIC. By connecting the gates of these battery tracking devices to the supply rails, overvoltages are limited to the supply rails of the SLIC.

Capacitors must be placed on the gate pin of the thyristor to provide the current for the thyristor to trigger when the fault condition on the line appears. These thyristors are switching very fast (a few nanoseconds). The current required for this fast thyristor switching must be provided by the gate capacitors.

Note: Suitable protection circuits for the SLIC-DC V1.2 can befound in detail in [8].

### 3.4 Foreign Voltage Measurement (GR-909)

To directly measure foreign line voltages a resistive voltage divider is necessary. The requirements for the resistors depend on the foreign line peak voltage and which leakage current is allowed. To calculate the correct resistor values, the analog inputs of the VINETIC® only allows a voltage between VCMITx  $\pm 0.7$  V. The resistors 1) must be able to withstand the peak power and voltage during overvoltage protection mode. Derived from overvoltage and longitudinal balance standards, they require both high power rating and good matching ( $\pm 1.0$  % or lower, depending on application).

The line testing network is typically connected to the TIP, RING and VCMITA or VCMITB respectively of the VINETIC®-2CPE/-1CPE (see Figure 17).

<sup>1)</sup> The resistors are necessary for foreign voltage measurements only. When this feature is not used, the resistors need not be implemented.






Figure 17 Line Testing Resistors at RING/TIP

Recommended resistor values are:

 $R1 = 10 M\Omega$ 

 $R2 = 22 k\Omega$ 

 $R3 = 22 k\Omega$ 

 $R4 = 10 M\Omega$ 



### 4 Power Supply and Grounding

#### 4.1 General Overview of Power and Ground Planes

Usually four different supply areas are distinguished: the analog and the digital power planes and the signal ground and chassis ground planes.

General rules for power and ground planes are:

- Provide sufficient power and ground planes to have low-impedance current paths.
- Avoid power distribution using traces. This will add additional impedance, which can lead to a significant voltage drop.
- Split power planes to minimize the number of PCB layers.
- Avoid slots in the ground plane. This is fundamental for areas where high-frequency or sensitive analog signals
  are crossing over.
- Route high-speed signals above a continuous, unsplitted ground plane.
- The ground of the over-voltage protector should have a very low ohmic connection to the ground of the SLIC device.

### 4.1.1 Analog Power Plane

In mixed signal designs, it is essential to eliminate signal crosstalk and digital noise disturbers in the analog section of the PCB.

The analog power planes for the VINETIC®/SLIC section extend from the SLIC to the VINETIC®-2CPE/-1CPE analog Interface, including the complete circuitry between VINETIC®-2CPE/-1CPE and SLIC.

The following specific recommendations apply to the design and layout of the analog power planes with the VINETIC®-2CPE/-1CPE Chip Set Family:

- Divide the +3.3 V and the +1.5 V power plane into a minimum of two sections (as shown in Figure 18) to separate the digital (VDD15, VDD33) from the analog power supply (VDD15A, VDD15B, VDD15AB, VDD33AB).
- When dividing power planes, it is possible to save additional layers. Simply create cut-out regions in the dedicated power supply layer to form several copper areas.
- Join the analog and digital sections at multiple points by 0 Ω resistors, ferrite-beads or inductors, depending on the need for additional filtering.
- It is acceptable to supply all VINETIC®-2CPE/-1CPE and SLIC devices from one analog power plane. This
  analog plane can be multiple times connected to the digital power plane. Each junction must provide a lowimpedance connection and additional filtering if necessary. It is also possible to have a small analog power
  plane for each device.
- Place high-frequency bypass capacitors (100 nF, 10 nF) near the supply pins of the devices. The Reference Schematics show the minimum decoupling requirements of each device.
- Place bulk capacitors (10 μF and higher) close to the appropriate devices to reduce distortions from transients.
   Choosing low ESR types (at analog power supplies).
- The battery power supply V<sub>S</sub> can be routed in traces width 15 mil (1 mil = 0.0254 mm). This power supply does
  not need a plane. It is recommended to filter the supply by a 100 nF capacitor.




Figure 18 Analog Power Plane

#### 4.1.2 Digital Power Plane

The digital power plane spans the area from the board edges, where the backplane connectors are located, to the digital parts of the VINETIC®-2CPE/-1CPE. The digital power plane supplies all digital parts of the VINETIC®-2CPE/-1CPE Chip Set Family (VDD15, VDD33). The analog parts should be decoupled from the digital power plane.

Some recommendations for the digital power plane include:

- For good capacitive coupling and resulting reduction in high-frequency voltage ripple, have a signal ground plane in a layer adjacent to a digital supply plane.
- When dividing the digital power plane, it is not necessary to add layers. Create cut-out regions in the dedicated power supply layer to form several copper areas.
- Place high-frequency bypass capacitors (100 nF, 10 nF) near the supply pins of the devices. The Reference Schematics show the minimum decoupling requirements.
- Place bulk capacitors (10 μF and higher) close to the appropriate devices. Choosing low ESR types provides reduced distortions.

#### 4.1.3 Signal Ground Plane

It is recommended that the signal ground is a continuous, unsplitted plane. Under the SLIC device footprint and directly under the protection elements this plane might be omitted.

Note: The most important rule is to use a continuous, unslotted signal ground plane in the high-speed digital area.

Use at least one dedicated layer as a ground plane. This also improves signal integrity as no impedance changes for signal lines will occur.

All devices must be connected to one single GND. It is not recommended to split this into digital and analog grounds. If the GND plane is split for some other reason, it is important that the VINETIC®-2CPE/-1CPE's GND pins be connected to a large GND area, which itself is connected to GND by a low impedance path to GND, in order to avoid ground bouncing. Additionally no high-speed digital signals must cross this slot, as this increases EMI. The GND of the VINETIC®-2CPE/-1CPE's host controller interface must be connected as a large area to avoid ground bouncing.



#### 4.1.4 Chassis Ground Plane

A chassis ground plane is used for EMC requirements and for protection purposes. Place this plane directly next to the signal ground plane to ensure an excellent capacitive coupling between both planes. An external chassis should be connected to the plane in multiple places.

The chassis ground plane extends from the board edges to the protection part of the SLICs. The complete board perimeter should be included in this chassis ground plane.

#### 4.1.5 Avoiding Loop Antenna Effect

When laying out ground planes, it is vitally important to avoid loop antenna effects. A loop antenna could easily catch some unwanted noise and impair the complete system performance.

- Implement all ground planes as solid rectangular areas.
- Avoid creating loops with ground planes around other ground planes. The only exception is the chassis ground plane as it must run around the board perimeter.

By layout, ensure that the chassis ground loop is left at one point. The cut-out of the left gap must be large enough to avoid loop antenna effect.

### 4.2 VINETIC® Supply

The VINETIC®-2CPE/-1CPE chip requires two supply voltages:  $\pm 3.3 \, \text{V}$  and  $\pm 1.5 \, \text{V}$ . The  $\pm 1.5 \, \text{V}$  supply voltage needs to be applied to the VINETIC®-2CPE/-1CPE before the  $\pm 3.3 \, \text{V}$  supply is applied. A simultaneous ramp-up of the two VINETIC®-2CPE/-1CPE supply voltages is allowed. The tolerance of both supply voltages is  $\pm 5\%$ .

The minimum capacitance value for blocking is 500 µF in sum at all power supply pins.

The following supply voltages are used to supply digital sections in the VINETIC®-2CPE/-1CPE:

- VDD33: Digital Supply I/O Pads (+3.3 V)
- VDD15: Power Supply digital parts (+1.5 V)

The following supply voltages are used to supply analog sections in the VINETIC®-2CPE/-1CPE:

- VDD33xx: Analog Supply Channel xx (+3.3 V)
- VDD15xx: Analog Supply Channel xx (+1.5 V)
- VDD33x: Analog Supply Channel x (+3.3 v)
- VDD15x: Analog Supply Channel x (+1.5 V)

The analog supply voltages must be kept separated and connected at a central point in the design. It is not required to locally generate the analog supply voltages for the VINETIC®-2CPE/-1CPE. The +3.3 V analog supply of the VINETIC®-2CPE/-1CPE can be connected to the +3.3 V digital supply via LC-filters or ferrite-beads (140  $\Omega$ @100 MHz, 0.55  $\Omega$ DC, 200 mA) or via 0  $\Omega$ -resistors, if possible.

The power supply pins of the PLL of the VINETIC®-2CPE/-1CPE are described in Chapter 4.4.2.

For the maximum power consumption of the VINETIC®-2CPE/-1CPE, see [2].

#### 4.3 SLIC Supply

The SLIC-DC device generates all the required high voltages from a single +9 V up to +40 V DC power supply. A 100 nF ceramic capacitor must be placed directly at the VS pin.

A good blocking of the supply voltage VS is required in order to maintain a minimum voltage of VS = 9 V for SLIC-DC V1.2 at all operating conditions. The highest power consuming appears during ring trip. In some cases, the fast ring trip feature of the VINETIC®-2CPE has to be used.



### 4.4 Supply Filtering

### 4.4.1 Decoupling of the VINETIC®-2CPE/-1CPE Supply Voltages

For the core supply pins (VDD15) of the VINETIC<sup>®</sup>-2CPE/-1CPE, four 100 nF ceramic capacitors and one large 470  $\mu$ F ceramic capacitor are recommended.

For the digital interface supply pins (VDD33) of the VINETIC<sup>®</sup>-2CPE/-1CPE, four 100 nF ceramic capacitors and one large 47  $\mu$ F ceramic capacitor are recommended.

For the analog +1.5 V supply pins (VDD15x, VDD15xx), a 100 nF decoupling capacitor is required on each supply pin (three capacitors). For the analog +3.3 V supply pins (VDD33x, VDD33xx), a 100 nF decoupling capacitor is required on each supply pin (two capacitors).

All blocking capacitors of the not used channel specific pins can be removed, when the VINETIC®-1CPE is used.

### 4.4.2 PLL Supply Voltage

Special treatment is required for the PLL supply voltage, as the PLL is sensitive to ripple peaks and to ground bouncing effects. The pins VDDP and GNDP must be connected with short lines directly to the planes. A blocking capacitor of 100 nF must be placed directly at the pins to filter high frequency power supply noise and the ground bouncing. For the value of the decoupling capacitor please refer to the VINETIC®-2CPE/-1CPE reference schematics.



**Layout Guide** 

### 5 Layout Guide

This chapter serves as a guideline for the placing and routing processes during layouting. It gives an overview of recommended layer stacks and contains information about how to arrange components in order to guarantee a reliable operation of the system. Furthermore detailed information about the routing of signal paths in order to achieve best system performance is provided.

### 5.1 Layer Stack

It is very important to have a GND or other power layer underneath the surface layers (top and bottom).

It is good practice to have max. two adjacent signal layers<sup>1)</sup>, which are then followed by a GND or power supply layer. For the top and bottom layers it is recommended to use only one signal layer which is followed by a GND or power supply layer.

The next picture shows the layer stack structure:




Figure 19 Layer Stack Setup

For TQFP-packages a 4-layer PCB is recommended, although a 2-layer board can be realized.

The number of layers has to be even and a symmetrical layer stack is recommended for reliable PCB production. An example for a 4-layer stack:

- · Signal/GND layer-1 at the component side
- GND
- Power
- · Signal/GND layer-2 at the solder side

#### 5.2 Layout Recommendations

In all figures of this chapter the analog channel specific decoupling capacitors are shown, whereas all decoupling capacitors for the digital power supplies are not shown.

#### 5.2.1 Placement

The following placement hints are described with component references. These references are shown in the schematics in the Appendix.

Place all components between SLIC-DC and VINETIC<sup>®</sup> close to the VINETIC<sup>®</sup>.

<sup>1)</sup> If signal layers are adjacent it is strictly recommended to do routing in orthogonal directions, that means one signal layer has tracks mostly in x-directions, the other in y-direction. If parallel routing can not be avoided the distance has to be as far as possible.



CONFIDENTIAL Layout Guide

- The VINETIC®-2CPE/-1CPE and SLIC-DC have to be placed as close as possible to each other.
- Place decoupling capacitors as close as possible to the supply pin of the TQFP package and associated ground pin.
- Place TQFP package and SLIC-DC device in such a way that tracks ACP, ACN, DCP, DCN, IT, ITAC are as short as possible.

The recommendations at the line side are:

- The analog components on the TIP/RING line of the SLIC should be placed close to the SLIC.
- The resistors R1\_x, R3\_x (R<sub>STAB</sub>) and R2\_x, R4\_x (R<sub>PROT</sub>) (shown in reference schematic) should be placed close to the SLIC as possible.
- The capacitor C<sub>DCLP</sub> (C17\_x) need to be placed near the SLIC-DC.
- The EMC capacitors C18 x, C19 x and C20 x need to be placed close to the SLIC-DC pins as possible.

### 5.2.2 Routing

- · One common ground layer, no separation between analog and digital grounds, is recommended.
- ACP/ACN tracks have to be routed in parallel and symmetrical with small distance; connections via holes should be avoided. A small area of ACP/ACN reduces EMI/EMR.
- ACP/ACN tracks need to be routed above a GND plane.
- DCP/DCN tracks have to be routed in parallel and symmetrical with small distance; connections via holes need to be avoided.
- The External Noise Filter capacitor in DCP/DCN (C17 x) is placed close to the SLIC with short traces.
- DCP/DCN tracks need to be routed and placed above a GND plane.
- Distances between the pair of ACN/ACP and the pair of DCN/DCP tracks have to be at least four times greater than the distance of ACN and ACP or DCN and DCP.
- The connection of GND, the battery voltages and all connections to the protection devices have to be low-impedance in order to avoid ground bouncing due to the high impulse currents in case of an overvoltage strike wide tracks or planes are required. A width of at least 15 mil is recommended.
- No digital tracks have to cross or to be placed in parallel to the analog tracks between the VINETIC<sup>®</sup>-2CPE/1CPE and the SLIC-DC. This includes especially the PCM interface signals and clock signals like FSC, PCL
  and MCLK. Further more host controller interfaces including the control signals are not to be routed through
  the analog section. It is recommended to route these tracks under the TQFP-package at an inner layer or at
  the bottom layer to avoid crosstalk to sensitive analog circuitry.
- For the FSC, PCL and MCLK signals an AC termination at the far end to ground is recommended at the VINETIC®-2CPE/-1CPE (receive side) to avoid ringing. The transmitter side recommends a serial termination.
- The connection from the GNDP pin of the VINETIC<sup>®</sup>-2CPE/-1CPE to the ferrite bead and to the GND plane
  must be as short as possible.

The recommendations at the line side are:

- Depending on the protection requirements, the track width from TIP/RING interface to the overvoltage protector must be chosen accordingly. In practice, a trace width of 16 mil is sufficient to meet the most surge requirements.
- The traces of the power supply rail +12 V should be realized as planes. If planes are not possible,  $V_{\rm S}$  needs wider traces (15 mil).

**Layout Guide** 




Figure 20 Connections between the VINETIC®-2CPE/-1CPE and the SLIC-DC with External Components

When only one channel of the VINETIC®-2CPE is to be used, the not used analog pins must be mutually connected (VCMIT, IT, ITAC, RING and TIP).

In case of a VINETIC®-1CPE Version 2.1 (PEB 3331) is used the pins named ATEST must be connected.

When a system is developed for one or two channels, the same layout can be used and no additional components may be needed. The board can be mounted differently to have the correct connection for a one channel solution.

When the channel 2 is not used, the SLIC-DC and some external components are not mounted. Other external components have to be modified. The mounting option and the values are shown in **Table 2**. The layout for both solution is the same.

Table 2 Mounting Option for an unused Channel

Component	Value		
	2 Channel Solution	1 Channel Solution (Channel B not used)	
C15_2	1 μF	0 Ω	
C16_2	18 nF	Not mounted	
C17_2	4.7 nF	Not mounted	
R15_2	499 Ω	0 Ω	



CONFIDENTIAL Layout Guide

Table 2 Mounting Option for an unused Channel (cont'd)

Component	Value		
	2 Channel Solution	1 Channel Solution (Channel B not used)	
R16_2	499 Ω	0 Ω	
R1_2	10 ΜΩ	Not mounted	
R1_2 R2_2	22 kΩ	0 Ω	
R3_2	22 kΩ	0 Ω	
R4_2	10 ΜΩ	Not mounted	




Figure 21 VINETIC®-1CPE Version 2.1 for one Channel

At the PEB 3331 the pins with the name ATEST must be connected together.

### 5.3 Layout Hints for the SLIC-DC

The SLIC-DC has a DC/DC converter as additional circuitry. This converter must be carefully handled in the layout. For the DC/DC converter layout the following rules have to be obeyed:

- The switching transistor needs a heat sink on the board. The heat sink must have an area of 100 mm<sup>2</sup>.
- The value for the sense resistor R12\_x in the reference schematics in **Chapter 8** depends on the ringing requirements of the application as well as on the switching coil used. For ringing requirements up to 5REN, a 0.15  $\Omega$  / 1W / 5% resistors is recommended. A value of 0.27  $\Omega$  / 0.5 W / 5% is recommended for applications with ringing loads up to 3REN ringing.
- The sense resistor must have short traces to the SLIC-DC package.
- The traces of the circuitry between SLIC-DC pin VN and pin SENSE must have a width of 15 mil.



CONFIDENTIAL Layout Guide

- The two 1  $\mu$ F capacitors can be of types of X7R, but they must have a voltage rating of 100 V.
- The parts and the traces of the DC/DC part should not be placed near to the Tip and Ring lines, or should otherwise be routed in a separate layer.
- $C_{DCLP}$  (C17\_x) must be placed near to the SLIC-DC.

The decoupling capacitors are placed around the SLIC package at the component side. When the placement shown in **Figure 22** is used, the routing can be realized in the following way:

- The differential signals ACN/ACP and DCN/DCP are routed at the solder side.
- The digital host interface and the clock signals are routed at the component and solder side and far away from the analog signals.
- The control lines are routed at the component side (top side).
- The power supplies are placed in the two inner layers.

The pin SYNC of all SLIC-DC devices in the system can be connected via 0  $\Omega$  resistors to synchronize the DC/DC converters.

### 5.4 Dual Layout with PEF 3322HL Version 1.4 and PEB 3332HT Version 2.1

The VINETIC®-2VIP (PEF 3322HL) Version 1.4 and the VINETIC®-2CPE/-1CPE (PEB 3332/-3331HT) Version 2.1 can be placed in one layout, to have the possibility to place one of the both types on the board. The board must have 6 layers, 2 layers for the power supply and 4 layers to connect the devices. All components are placed on the component side (Top side).

The layer stack is:

- Layer-1: digital/analog signals
- · Layer-2: digital signals
- Layer-3: Ground
- · Layer-4: Power supply
- · Layer-5: analog signals
- Layer-6: analog signals

The layer-1 is used for analog and digital signals, however, the analog signals are only routed in the area between VINETIC®-2CPE/-1CPE and SLIC-DC.

Figure 22 shows a placement of a system with dual layout.

**Figure 23** shows the layout. The layers have the following colours. The Ground and power plane are not shown as these layers are filled with copper.

- Layer-1: black (component side)
- Layer-2: blue
- Layer-3: Ground not shown
- · Layer-4: Power Supply not shown
- Layer-5: green
- Layer-6: red (solder side)

In **Figure 22** and **Figure 23** the decoupling capacitors are not referenced. All other components have a reference. The references are identical to the reference schematic found in **Chapter 7**.

The power supply voltages of both devices VINETIC®-2VIP (PEF 3322HL) Version 1.4 and VINETIC®-2CPE (PEB 3332HT) Version 2.1 are different. The VINETIC®-2VIP (PEF 3322HL) Version 1.4 needs +1.8 V and +3.3 V. The VINETIC®-2CPE (PEB 3332HT) Version 2.1 needs +1.5 V and +3.3 V.

**Layout Guide** 




Figure 22 Placement of VINETIC®-2VIP, VINETIC®-2CPE and SLIC-DC with External Components

**Layout Guide** 




Figure 23 Layout Proposal of VINETIC®-2VIP, VINETIC®-2CPE and SLIC-DC with External Components



# 6 Transition Guide VINETIC®-2CPE Version 1.4 to Version 2.1

This chapter shows the minor hardware differences between both devices.

# 6.1 Packages

The VINETIC®-2CPE Version 2.1 is available in PG-TQFP-64-5/-8 and PG-TQFP-100-3/-18.

The VINETIC®-2CPE Version 1.4 is only available in a P-/PG-LBGA-144-1 package.

# 6.2 Power Supply

The VINETIC®-2CPE Version 2.1 needs two power supply rails of +1.5 V and +3.3 V. The power supplies needs no power-on sequence.

The VINETIC®-2CPE Version 1.4 needs two power supply rails of +1.8 V and +3.3 V. The power-on sequence is the following: the voltage +3.3 V must be applied earlier than the +1.8 V power rail voltage. A protection diode (BAS21) between +1.8 V to +3.3 V is recommended.

#### 6.3 Host Interface

Both devices only have an 8-bit parallel host and the SPI interface. The differences are the selection of this interface and the used address and control lines.

#### 6.3.1 Host Interface Selection

The VINETIC®-2CPE Version 2.1 has 2 pins to select the host interface mode IFSEL[1:0].

The VINETIC®-2CPE Version 1.4 has 3 interface selection pins IFSEL[2:0].

Table 3 Interface Selection Signals IFSEL

Mode	VINETIC®-2CPE Version 1.4			VINETIC®-2CPE Version 2.1	
	IFSEL2	IFSEL1	IFSEL0	IFSEL1	IFSEL0
SPI	0	0	1	1	1
8-Bit Intel demultiplexed	0	1	1	0	1
8-Bit Intel multiplexed	Not supported		0	0	
8-Bit Motorola	1	0	0	1	0

#### 6.3.2 Address Lines of the Host Interface

The address lines in the Intel demultiplexed mode and in Motorola mode are not identical. The VINETIC®-2CPE Version 2.1 has the A0 address line available. The number of address lines vary in every mode.

### 6.3.2.1 SPI Mode

The differences are:

- The first byte transferred to the VINETIC<sup>®</sup> at every new access must be an address field.
- The VINETIC®-2CPE Version 2.1 supports simultaneous read/write access and the protocol is changed.

There are more differences between both packages of the VINETIC®-2CPE Version 2.1, please refer to Chapter 2.1.1.

#### 6.3.3 Intel Demultiplexed Mode

The VINETIC®-2CPE Version 2.1 has 5 address lines A[4..0] instead of 4 address lines A[4..1] for the VINETIC®-2CPE Version 1.4. The timing can be identical, but the new version Version 2.1 has a reduced cycle time of 20%.



The address lines are latched when the chip select line is low and the RDQ or WRQ goes low. The CSQ and the RDQ (Read sequence) or WRQ (write sequence) are ored. When both signals are low the falling edge of the generated internal signal activates the address latch. Therefore, the additional circuitry described in **Chapter 2.2** can be removed.

# 6.3.4 Intel Mulitplexed Mode

This mode is implemented in the VINETIC®-2CPE Version 2.1. The VINETIC®-2CPE Version 1.4 does not have this mode. The little or big endian mode can be set by the software. The default mode after reset is the little endian mode.

#### 6.4 Motorola Mode

This mode is implemented in the VINETIC®-2CPE Version 2.1, with more address lines than the VINETIC®-2CPE Version 1.4. The device needs 6 address lines (A[5..0]) instead of 4 address lines (A[4..1]) with VINETIC®-2CPE Version 1.4. The little or big endian mode can be set by software. The defaultmode is the big endian mode.

### 6.5 Additional Differences in all Host Interface Modes

### 6.5.1 Interrupt Line

The polarity of the interrupt is programmable in the VINETIC®-2CPE Version 2.1. After a reset the polarity of the interrupt line is low active. The interrupts can be disabled by one chip access.

The VINETIC®-2CPE Version 1.4 has a fixed polarity with low active interrupt line.

# 6.5.2 GPIO Signals

The VINETIC®-2CPE Version 2.1 in the package PG-TQFP-100-3/-18 has 8 GPIOs (GPIO[7:0]). These IOs are not channel specific. The VINETIC®-2CPE Version 2.1 in the package PG-TQFP-64-5/-8 has no GPIOs.

The VINETIC®-2CPE Version 1.4 has 8 channel specific GPIOs (GPOIO[7:0]).

# 6.5.3 RDYQ Signal

The VINETIC®-2CPE Version 2.1 has an open drain output. This signal can be used to directly connect the signal to the transfer acknowledge signal TAQ of the Motorola prozessor. A pull-up resistor of 1.2 k $\Omega$  up to 3.3 k $\Omega$  is recommended.

The VINETIC<sup>®</sup>-2CPE Version 1.4 has an open source output. A pull-down resistor of 560  $\Omega$  is recommended. When the signal is not used, the output can be left open at both devices.

#### 6.6 Analog Interfaces

### 6.6.1 Digital/Analog IO Signals and SLIC Control

The VINETIC®-2CPE Version 2.1 has no digital/analog IOs. For line testing there are the two input pins TIPx and RINGx. Both inputs are available for both channels. To control the SLIC-DC devices each channel of the VINETIC®-2CPE Version 2.1 has two control signals C1x and C2x. The SLIC-DC input pin C3 must be connected to GND.

The VINETIC®-2CPE Version 1.4 has 5 IOs (IO[4:0]) for every channel and two control pins to control the SLIC-DC. The SLIC-DC input pin (C3) can be connected to IO0 or connected to GND.



# 6.6.2 Analog Signals

There are some slight differences in external components between VINETIC®-2CPE Version 2.1 and Version 1.4.

### 6.6.2.1 AC/DC Loop Signals

The ACP/ACN lines have no difference.

The DCP/DCN lines are different for both devices. The external DC low pass filter has different values (see Figure 24). The VINETIC®-2CPE Version 2.1 needs a capacitor of 100 nF at the SLIC-DC input pins DCP and DCN.

The VINETIC®-2CPE Version 1.4 needs a low pass filter with 2 resistors of 33  $\Omega$  and a capacitor of 4.7  $\mu$ F.




Figure 24 Differences in the DC Low Pass Filter

Table 4 Different Component Values in the DC Low Pass Filter

Component	VINETIC®-2CPE Version 2.1	VINETIC®-2CPE Version 2.1
$R_{DCLP}$	Not used	33 Ω/0.065 W
$C_{DCLP}$	100 nF/6.3 V/10 %	4.7 μF/6.3 V/10 %

# 6.6.2.2 Network between VINETIC®-2CPE and SLIC-DC

The network at ITAC, IT, VCMIT and IL is different between the two versions. The pin IL is not available with VINETIC®-2CPE Version 2.1. Therefore, the resistor  $R_{\rm IL}$  is not used and removed.

Note: The SLIC-DC version Version 1.2 does not provide the longitudinal current pin IL.

The differences between both networks are shown in Figure 25.






Figure 25 Differences in the Network between VINETIC®-2CPE Version 2.1 and Version Version 1.4

Table 5 Different Component Values in the Analog Network

Component	VINETIC®-2CPE Version 2.1	VINETIC®-2CPE Version 1.4	
C <sub>ITAC</sub>	1 μF/10 V/10 %	1 μF/10 V/10 %	
R <sub>IT1</sub>	499 Ω/0.065 W/1 %	510 Ω/0.065 W/1 %	
R <sub>IT2</sub>	499 Ω/0.065 W/1 %	680 Ω/0.065 W/1 %	
$R_{IL}$	Not used	1.6 kΩ/0.065 W/1 %	
$\frac{R_{IL}}{C_{PRE}}$	4.7 nF/10 V/5 %	18 nF/10 V/5 %	

The VINETIC®-2CPE Version 2.1 no longer has the signal VCMAB. Instead of VCMAB the line testing resistors must be connected to VCMITx. Due to lower core voltage of the VINETIC®-2CPE Version 2.1, the values of the line testing resistor dividers are different (see **Figure 26**).

# 6.6.3 Line Testing Resistors




Figure 26 Different Line Testing Resistor Values



# Table 6 Different Line Testing Resistors

Component	VINETIC®-2CPE Version 2.1	VINETIC®-2CPE Version 1.4
R1	10 MΩ/200 V/0.25 W/1 %	10 MΩ/200V/0.25 W/1 %
R2	22 kΩ/200 V/0.25 W/1 %	47 kΩ/200 V/0.25 W/1 %
R3	22 kΩ/200 V/0.25 W/1 %	47 kΩ/200 V/0.25 W/1 %
R4	10 MΩ/200 V/0.25 W/1 %	10 MΩ/200 V/0.25 W/1 %



**Summary and Design Checklist** 

# 7 Summary and Design Checklist

This chapter is divided into 2 parts: the guidelines for the schematic and the guidelines for the layout.

### 7.1 Schematic Guidelines

### 7.1.1 Power Supply

- Are the power supply tolerances for the VINETIC<sup>®</sup>-2CPE/-1CPE and the SLICs met? (Chapter 4.2)
- Are the ripple requirements for the VINETIC<sup>®</sup>-2CPE/-1CPE and the SLICs met? ([2])
- Is the load regulation of the power supplies for the VINETIC<sup>®</sup>-2CPE/-1CPE and the SLICs sufficient?
   (Chapter 4.2)
- · Are power-on/power-down sequences taken into account? (Chapter 6.2)

# 7.1.2 VINETIC® Section

- Is the host controller interface selection for VINETIC®-2CPE/-1CPE correct (IFSEL[1:0] pin setup)? (Chapter 2.1)
- Are the clocks FSC, PCL and MCLK stable before the reset is switched inactive? (Chapter 2.5)
- Is the bus width and the bus orientation (8-bit bus) done correctly (address shift)? (Chapter 2.1)
- Are all differential interfaces from the VINETIC<sup>®</sup>-2CPE/-1CPE to the SLIC connected with the right polarity (positive and negative)? (Chapter 6.6.2.1)
- Are unused pins on the VINETIC<sup>®</sup>-2CPE/-1CPE treated correctly?
- Are all required clocks provided (PCL, FSC and MCLK are required for the VINETIC<sup>®</sup>-2CPE/-1CPE)?
   (Chapter 2.5)
- Is the phase relationship of FSC and PCL correct? (Chapter 2.5)
- Is the pull-up resistor on the RDYQ pin provided? (Chapter 2.1)
- Is the pull-up resistor on the interrupt pin of the VINETIC<sup>®</sup>-2CPE/-1CPE provided? (Chapter 2.1)
- Is the TC1Q connected to pull-ups, when used? (Chapter 2.6)
- Is the JTAG interface correctly connected? (Chapter 2.7)
- Is the decoupling on the VINETIC®-2CPE/-1CPE correct (value of capacitors, type of capacitors)?
   (Chapter 4.2)
- Is the PLL supply (GND + power) separated from the supply of the other components? (Chapter 4.4.2)
- Are the voltage dividers for "foreign voltage measurement" dimensioned correctly for your application?
   (Chapter 3.4 and Chapter 6.6.3)
- Are the correct capacitors used (tolerance, voltage rating, material, package size)?
- Are the correct resistors used (tolerance, power rating, pulse power rating)?

# 7.1.3 SLIC Section

- Is the decoupling on the SLIC correct (capacitors value, type of capacitors)?
- Are the correct capacitors for the target application used (tolerance, voltage rating, material, package size)?
- Do the protection devices fit to protection requirements? ([8])



#### **Summary and Design Checklist**

Are the correct resistors for the target application used in the network between SLIC and VINETIC<sup>®</sup>-2CPE/-1CPE and at the telephone line (tolerance, power rating, pulse power rating)? (Chapter 6.6.2.2)

Note: Protection tests should be performed at an early development state in order to figure out that the protection circuit is suitable for the application. This Hardware Design Guide has no focus on the protection. There is available a application note for protection [8].

# 7.2 Layout Guidelines

The layout guide supports all designs with the Infineon VINETIC® Chip Set Family including the SLIC-DC.

This layout guide serves as a guideline for the placing and routing process during layout. The layout guide also includes also a checklist for the most important placement and layout rules. It also provides an overview of layer stack setup options and important thermal considerations.

# 7.2.1 Placement, Layer Stack up, and the Routing Rules

The Placement, Layer Stack up, and the routing rules are described in an Application Note "Layout Recommendation", please refer to this document for more details.

# 7.2.2 Summary and Checklist Layout

#### 7.2.2.1 General Points

- Are all thermal requirements met? (Chapter 5.3)
- Are thermal vias provided on all devices? (Chapter 5.3)
- Are enough layers connected to the thermal vias? (Chapter 5.3)
- Is the layer stack symmetrical (to avoid mechanical problems and improve impedance characteristics)?
   (Chapter 5.1)

# 7.2.2.2 Digital Section and Signals

- Place VINETIC®-2CPE/-1CPE and SLIC so that the digital signals do not cross the analog signals!
   (Chapter 4.1.1)
- Separate all analog circuitry from any digital signal source, especially crystals, clock sources, and FSC signal!
   (Chapter 4.1.1)
- Use series resistors in data lines as needed to reduce reflections. Place these close to the related output!
- Avoid routing digital traces adjacent (or crossing) to analog traces! (Chapter 4.1.1)

# 7.2.2.3 Analog Sections and Signals

- Place the VINETIC<sup>®</sup>-2CPE/-1CPE and SLIC-DC so that the interface between the two devices is straightforward. Try to maintain close distances between the VINETIC<sup>®</sup>-2CPE/-1CPE and the SLIC! (Chapter 5.2.1)
- Use differential pair rules on DCP and DCN. Route these signals over GND planes, if possible! (Chapter 5.2.1)
- Place line side passive components ( $R_{\rm STAB}$  and  $C_{\rm STAB}$ ) close to the SLIC!(Chapter 5.2.1)
- Place EMC capacitors close to the SLIC-DC! (Chapter 5.2.1)
- Route ACP and ACN symmetrically, with short distances over ground planes! (Chapter 5.2.1)



**Summary and Design Checklist** 

- Use 8 mil traces for all analog signals for all traces from the SLIC-DC to the VINETIC<sup>®</sup>-2CPE/-1CPE!
- Use minimum of 16 mils as the trace width for routing from the line to the line feed resistor (including traces to primary protection components). (recommended for ITU-T K.45 enhanced!)
- Keep a minimum distance of 18 mils between the Tip/Ring traces, to prevent arcing during lightning induced surge events!
- Keep a minimum spacing between differential pairs that is four times the distance between the single traces
  of the differential pair!




Figure 27 VINETIC®-2CPE Version 2.1, SLIC-DC Version 2.1 (Top Sheet)




Figure 28 VINETIC®-2CPE Version 2.1 in 8 Bit Intel Demultiplexed Mode




Figure 29 SLIC-DC Version 1.2 for 3 REN and +12 V Power Supply (Low Cost)




Figure 30 SLIC-DC Version 1.2 for 3 REN and +12 V Power Supply (Standard EU Market)




Figure 31 SLIC-DC Version 1.2 for 5 REN and +12 V Power Supply




Figure 32 SLIC-DC for 5 REN and +9 Vmin Power Supply




Figure 33 Dual Layout with PEF 3322HL Version 1.4, PEB 3332HT Version 2.1 & PEF 4268T (Top Sheet)




Figure 34 Dual Layout: Part PEF 3322HL Version 1.4 8 Bit Intel Demultiplexed Mode




Figure 35 Dual Layout: Part PEB 3332HT Version 2.1 8 Bit Intel Demultiplexed Mode




Figure 36 Dual Layout: SLIC-DC (PEF 4268T) Version 1.2 Channel A (for 3REN ringing load)




Figure 37 Dual Layout: SLIC-DC (PEF 4268T) Version 1.2 Channel B (for 3REN ringing load)



CONFIDENTIAL References

### References

- [1] VINETIC®-2CPE (PEB 3332) Version 1.4 Prel. Data Sheet Rev. 3.0, 2005-07-18
- [2] VINETIC®-2CPE/-1CPE (PEB 3332/-3331) Version 2.1 Prel. Data Sheet Rev. 1.0, 2005-11-03
- [3] VINETIC®-CPE Prel. User's Manual System Description Rev. 1.0, in preparation
- [4] VINETIC®-CPE Version 2.1 Device Driver Prel. User's Manual Driver and API Rev. 1.0, in preparation
- [5] VINETIC®-CPE Version 2.1 Device Driver Porting and Integration Guide Rev. 1.0, in preparation
- [6] VINETIC®-CPE System Package Release Notes
- [7] SLIC-DC (PEF 4268) Version 1.2 Prel. Data Sheet Rev. 2.0, 2005-07-11
- [8] SLIC-DC (PEF 4268) Version 1.2 Application Note Protection Against Overvoltages and Overcurrents According to ITU-T K.20/K.21/K.45 and Telecordia GR-1089-core Intra-building Requirements Rev. 2.0, 2005-10-04

Note: Preliminary Draft Versions of documents are available on request for [4] and [5] until the documents are released.

Attention: Please refer to the latest revision of the documents.

www.infineon.com Published by Infineon Technologies AG